Abstract-This paper presents the first dynamic zoom ADC. Intended for audio applications, it achieves 109-dB DR, 106-dB signal-to-noise ratio, and 103-dB SNDR in a 20-kHz bandwidth, while dissipating only 1.12 mW. This translates into the stateof-the-art energy efficiency as expressed by a Schreier FoM of 181.5 dB. It also achieves the state-of-the-art area efficiency, occupying only 0.16 mm 2 in the 0.16-µm CMOS. These advances are enabled by the use of concurrent fine and coarse conversions, dynamic error-correction techniques, and a dynamically biased inverter-based operational transconductance amplifier.
I. INTRODUCTION
T O ACHIEVE effective noise and echo cancellation, audio codecs for automotive applications often require up to eight input channels [1] , [2] . In order to detect the expected low-level disturbances, i.e., acoustic noise and echoes, in the presence of the wanted acoustic signals, i.e., voice or music, energy efficient audio ADCs with high dynamic range (DR > 100 dB) are needed. Moreover, they must occupy a minimal die area to enable the low-cost realization of multi-channel audio codecs.
ADCs have become the most popular choice for audio applications, since they provide high resolution at a high energy efficiency [3] - [20] . ADCs based on single-bit modulators ( Ms) are preferred for their inherent linearity, but achieving high resolution usually requires a high-order loop-filter and a high oversampling ratio (OSR). Furthermore, their high level of out-of-band quantization noise tightens the requirements on their decimation filters, consequently increasing its complexity and compromising energy efficiency. As an alternative, multibit Ms facilitate the use of lower order loop filters and lower OSR, while also ensuring low out-of-band quantization noise. However, they require fast multi-bit quantizers to avoid introducing excessive loop delay and, hence, loop instability. These are often implemented as flash ADCs at the expense of exponentially increasing circuit complexity, area, and power consumption. Recently, zoom ADCs have been shown to be well suited for high-resolution and high-linearity applications; simultaneously achieving high energy efficiency and small die area [21] - [23] . A zoom ADC employs a two-step architecture: the result of a coarse ADC is used to adapt the references of a fine ADC, allowing it to "zoom in" on the signal level. The accuracy of the conversion thus depends exclusively on the accuracy of the fine ADC and its references [22] , [24] . Consequently, the accuracy and resolution of the coarse ADC can be low, facilitating its implementation as an ultralow-power low-area successive approximation register (SAR) converter. Furthermore, zooming relaxes the DR of the fine converter, facilitating its implementation as a compact and energy-efficient single-bit M. In prior implementations of the zoom ADCs, however, the coarse and fine converters were operated sequentially, with a coarse SAR conversion followed by a much slower fine conversion, thus limiting their application to the conversion of quasi-static signals, such as temperature or capacitance [21] - [23] .
In order to extend the use of zoom ADCs to audio applications, this paper presents the first dynamic zoom ADC, in which the coarse and fine ADCs are operated concurrently, i.e., in parallel [25] . It achieves 109-dB DR, 106-dB signal-tonoise ratio (SNR), and 103-dB SNDR in a 20-kHz bandwidth while dissipating 1.12 mW and occupying 0.16 mm 2 . In terms of bandwidth, this represents a 1000-fold improvement on previous zoom ADCs [21] - [23] , while maintaining their stateof-the-art energy efficiency. This paper is organized as follows. Section II describes the architecture of the dynamic zoom ADC. In Section III, the system level design is presented. Section IV focuses the circuit level implementation. Measurement results are given in Section V, and conclusions are drawn in Section VI.
II. DYNAMIC ZOOM ADC
The block diagram of the proposed dynamic zoom ADC is shown in Fig. 1 ADC's quantization levels and their relation to the zoomedin references of the M's DAC is shown in Fig. 2(a) .
where V LSB,C is its quantization step or least significant bit (LSB). The digital value k is then processed to dynamically adjust the references of the fine DAC such that
In the example given in Fig. 2(a) , the SAR ADC's output k corresponds to the quantization level d so that
These reference voltages straddle the input signal V in , thus ensuring that it lies in the input range of the fine M. Thanks to zooming, the signal (V x in Fig. 1 ) processed by the loop filter is much smaller than V in , i.e., |V x | ≤ LSB C V in , and so the M's quantization step can be considerably reduced. In the example shown in Fig. 2(a) , however, V in might be very close to one of the chosen references, i.e., V in ≈ V REF+ or V in ≈ V REF− , resulting in modulator overload (especially in the case of higher order modulators). Moreover, mismatch between the quantization levels of the coarse and fine DACs, as shown in Fig. 2(b) , could also cause V in to fall outside the M's input range.
To address this issue, the M's input range can be widened by using over-ranging, i.e., by choosing its DAC references as
where M is the over-ranging factor. Fig. 2 (c) gives an example of over-ranging with M = 2 in the presence of the same mismatch as in Fig. 2 
(b). The chosen references
now correctly straddle V in even in the presence of a coarse conversion error. In other words, over-ranging leaves more room for coarse errors, and thus dramatically relaxing the accuracy requirements of the SAR ADC while ensuring that the M is always stable. Moreover, over-ranging can be easily accomodated in the digital backend by just adding and subtracting an integer value, i.e., ±M/2, while adjusting the fine ADC's references.
Since over-ranging increases the M's input range, it also increases its quantization noise, resulting in a tradeoff between resolution, linearity, and the offset requirements of the the SAR ADC. Because the input signal V in is directly fed to the fine M, the linearity of the overall zoom ADC is only determined by the fine DAC and the loop filter, as long as the SAR ADC's INL error is small enough to keep the M stable. Achieving the required loop filter linearity is greatly eased by zooming, since it ensures a low swing at the input of the loop filter (|V x | ≤ M LSB C V in ). At the same time, Dynamic element matching (DEM) can be used to meet the high linearity requirements in the fine DAC. In this way, zooming enables an energy-efficient two-step conversion without stringent linearity requirements on the coarse ADC, which can then be simply realized as an ultra-low-power lowarea converter.
The final output of the zoom ADC is simply acquired by combining the coarse and fine digital outputs as they are used in the fine DAC, i.e., (k + 1 + M/2) for bs = 1, and (k − M/2) for bs = 0.
III. SYSTEM LEVEL DESIGN

A. SAR Resolution, BW, and Overranging
As explained in Section II, it is desirable to increase the resolution of the coarse ADC to reduce the M's input range and hence its resolution. However, due to the limited conversion speed of the coarse ADC, the update of the M's references is subject to a delay, during which the input signal can move out of the M's stable input range. This issue is more pronounced for faster input signals and for smaller M input ranges, i.e., for higher resolution of the coarse ADC. As shown in Fig. 3(a) , when the input signal changes slowly enough to always allow the dynamically adjusted references straddle the signal, the conversion is always valid. However, the M can overload when the input signal is changing too fast to be tracked by the coarse SAR ADC, as shown in Fig. 3(b) .
The stable input range of M can be expressed as
where V REF,F S is the full-scale of the zoom ADC, α ≤1 defines the topology-dependent stable input range of the M, and N is the coarse ADC resolution. If the conversion rate of the coarse ADC is f S,coarse , the delay in reference update is 1/ f S,coarse and no overload occurs if the signal variation ( V in ) does not exceed the stable input range of the M during this interval, that is
The largest signal variation occurs for a full-scale input sinusoid at maximum frequency f in,max at its zero-crossings, for which
combining (2) with (3) results in
Assuming that the SAR ADC and the M are clocked at the same frequency f S and that the SAR ADC requires N clock periods to complete its N-bit conversion, i.e., f S,coarse = f S /N, the maximum input signal frequency of the zoom ADC is
It is clear that the signal bandwidth of the zoom ADC is limited by the coarse ADC's resolution, but that it can be improved by increasing f S or M. Since the energy efficiency of a M is, to first order, independent of its sampling frequency, a higher f S is preferred over a higher M. Moreover, as will be shown in Section IV, increasing f S decreases the area of the M. In the chosen technology, i.e., 0.16-μm CMOS, f S = 11.29 MHz is chosen, as a compromise between bandwidth optimization and consumption in the digital circuits (DEM controller, SAR controller, and decimation filter). Fig. 4 shows f in,max as a function of the over-ranging M for f S = 11.29 MHz, α = 0.5, and for different SAR ADC resolutions. Both a 4-bit SAR ADC with M = 2, and a 5-bit SAR ADC and M = 4 are suitable. The latter is chosen, since its quantization error will be lower, resulting in more accurate predictions of the fine ADC's input range. 
B. Loop Filter and Quantizer
The signal-to-quantization-noise ratio (SQNR) of the zoom ADC depends on the M's SQNR, the SAR ADC's resolution, and the over-ranging factor M. In order to have a thermal-noise-limited SNR, the quantization noise should be much less than the thermal noise, i.e., SQNR = 130 dB for SNR = 110 dB. The M's SQNR is determined by the loopfilter order, the quantizer resolution, and the OSR. Since the out-of-band quantization noise is already low enough thanks to the zoom-induced reduction in M input range, multi-bit quantization is not required.
The theoretical SQNR max for a zoom ADC with 1-bit quantizer, 5-bit SAR ADC, and M = 4 for different loopfilter orders is shown in Fig. 5 [26] . This simplified model indicates that, for the chosen OSR = 11.29 MHz/40 kHz = 282, a second-order loop filter would be sufficient. However, a real second-order loop filter will not have enough margin. For a robust design, the third-order M shown in Fig. 6 is chosen, taking into account an expected 15% (simulated) power penalty for the loop-filter's third stage. A switchedcapacitor (SC) loop filter is chosen for its robustness to clock jitter. It is implemented as a cascade of integrators with feedforward compensation for its superior linearity and energy efficiency.
System level simulations revealed that the required SQNR performance is met for a dc gain of 65 dB in the first integrator, and a 40-dB dc gain for both the second and the third integrators. The first integrator's gain coefficient a 1 in conventional
Ms is usually less than 1 to realize a large stable input range. However, since zooming allows for an input range much smaller than the zoom ADC's full-scale input, a 1 = 1.5 is chosen. This corresponds to a first-integrator output swing of up to 27% of the full-scale. The area of an SC M is mostly dominated by the sampling and the integration capacitors of the first integrator due to the noise requirements. Thanks to the increased a 1 , the integration capacitor of the first integrator can be much smaller.
C. Fine DAC
Since linearity is a critical specification for audio applications, the total harmonic distortion (THD) of the zoom ADC should be less than −100 dB. As linearity is mainly limited by the fine DAC, even after the application of DEM, its unit elements should be designed for low mismatch. In the chosen process, thermometric capacitive DACs using lateral metal-metal capacitors have been shown to achieve 0.025% mismatch [22] , and so a 5-bit version of this DAC is used. A data weighted averaging (DWA) scheme is used to further enhance the DAC linearity. The worst case residual error after DWA can be estimated as
where δ max is the worst case mismatch [22] , [27] . For the assumed δ max = 0.025% with N = 5 and OSR = 282, the expected worst case THD is −106 dB, as was also verified by system level simulations.
IV. CIRCUIT DESIGN
A. Modulator
A simplified circuit schematic of the proposed dynamic zoom ADC is shown in Fig. 7 . The fine DAC is implemented by using 160-fF metal fringe-capacitor units C DACp,n [1..31] resulting in a total 5-pF sampling capacitor that meets the thermal-noise requirements. The reduced swing of the M enables the use of low-gain amplifiers for the realization of the integrators, such as simple energy-efficient CMOS inverters [22] . However, pseudo-differential inverterbased amplifiers exhibit a poor common-mode rejection ratio (CMRR) [13] . This is improved by an input sampling circuit that utilizes switches S 1−3 to reject input common mode signals. At the end of the sampling phase 1 , switch S 1 opens and the differential input signal V in is sampled on all 31 fine DAC capacitors C DACp,n [1..31] , while the input common-mode is cancelled. The CMRR is limited by the matching of the two sampling capacitors, and is simulated to be higher than 60 dB. Because they see rail-to-rail signals, the input switches S i [1..31] are bootstrapped to improve their linearity [9] . In the integration phase 2 is transferred to the integration capacitors C int1p−n , effectively performing reference zooming in charge domain. Since the units used in each period are scrambled by the DWA algorithm, a high-accuracy reference zooming is achieved. The quantizer is implemented as a dynamic latch proceeded by a single stage preamplifier.
B. Loop-Filter Integrators
Inverter-based integrators have been used in Ms for their excellent energy efficiency [13] , [21] , [22] , [28] , [29] . However, a simple CMOS inverter's quiescent current is strongly dependent on its input voltage, and is prone to process, supply voltage, and temperature (PVT) variations. An energy-efficient pseudo-differential inverter-based operational transconductance amplifier (OTA), shown in Fig. 8(a) , employing a dynamic biasing scheme addressing PVT sensitivity is proposed in [22] . The proposed topology, however, is not suitable for high sampling frequencies, as explained in the following. During the sampling phase 1 , the input is sampled on C s and the input transistors A dynamic biasing scheme for inverter-based OTAs is proposed in this paper and shown in Fig. 8(b) . Instead of switching the floating current source by means of cascode transistors, switches S b1−3 are introduced. During the sampling phase 1 , diode connections are established around the input transistors (M 1−2 ) via S b1 and S b3 , and the floating current source (M 5−6 ) forces the same bias current (125 μA) through the input and cascode (M 3−4 ) transistors. At the same time, the bias voltages as well as the offset and the 1/ f noise are sampled on the auto-zeroing capacitors C az (2 pF each). In the integration phase 2 , diode connections are broken by opening the switches S b1 and S b3 , and the floating current source consisting of M 5 and M 6 is simply bypassed by S b2 . Since there is no switching capacitive load to the biasing circuit, its power consumption can be minimized. Furthermore, the proposed biasing scheme results a much more compact design by eliminating two large cascode transistors. A simple SC common-mode feedback (CMFB) circuit as in [28] is adequate to avoid output common-mode drift in the pseudodifferential implementation.
Integration capacitors C int = 3.3 pF are realized by using metal fringe capacitors. The parasitic capacitance across S b4 (C par ) may limit the integrator's dc gain if particular care is not taken. During the integration phase 2 , the sampled charge is transferred to the integration capacitor C int . In the following sampling phase 1 , S b4 is OFF and C par is in series with C int . Thus, some of the integrated charge leaks into C par , and is discharged in the following 2 phase, thus limiting the integrator dc gain. Hence, the ratio between C int and C par should be much higher than the intended dc gain of 65 dB, meaning less than C par < 1 fF for the C int = 3.3 pF, which is achieved by an optimized switch layout and proper shielding.
Due to their more relaxed requirements, fully differential current-starved inverter-based OTAs with SC CMFB are used to implement OTA 2 and OTA 3 , as shown in Fig. 9 . Because of the relaxed noise and linearity requirements due to the firstintegrator gain, they were biased at five times lower current levels compared with the first OTA (50 μA each) and their capacitors were also scaled accordingly.
C. SAR ADC
The simplified schematic of the SAR ADC with its timings is shown in Fig. 10 . The 11-fF unit capacitors are sized to ensure that coarse conversion errors due to noise and mismatch are less than 1 LSB C . As shown in Fig. 10 , the SAR ADC samples the input once every five clock cycles. At the end of each five-cycle conversion, the result k is given to the fine DAC. The same quantizer as in the M is used.
V. EXPERIMENTAL RESULTS
The dynamic zoom ADC has been realized in a 0.16-μm CMOS technology. The prototype ADC 1 occupies an area 1 The ADC presented in this paper is an improved version of the one presented in [25] . of 0.16 mm 2 , as shown in Fig. 11 . It draws 0.62 mA from a 1.8 V supply, with the digital circuitry consuming 29% of the power (DWA, SAR logic, and the non-overlapping clock generator). The first integrator with its 56% share dominates the analog power consumption. In contrast, the SAR ADC's analog section draws only 7 μW (measured).
The test chip's digital outputs are the M bit-stream, the SAR ADC's comparator output, and a clock at f s synchronized to the data. Initially, PCB-coupled interference from these outputs to the ADC's references limited the measured SNDR to 98.3 dB, in a 20-kHz bandwidth, and with a 1-kHz, 1.25 V(rms) input signal [25] . Lowering The supply of the digital output drivers is lowered from 1.8 to 0.9 V to reduce the interference (Fig 12) . The ADC's peak SNR, SNDR, and DR were then measured to be 106, 103, and 109 dB, respectively, with DWA ON (Fig. 13) . With DWA OFF, DAC mismatch limits the peak SNDR to 72 dB. The ADC's measured CMRR is greater than 62 dB from dc up to 1 MHz for full-scale common-mode inputs, demonstrating the effectiveness of the common-mode cancellation scheme. Also its 1/ f corner is below 20 Hz, which demonstrates the effectiveness of the auto-zeroing scheme used in the first integrator.
As discussed before, full-scale out-of-band signals may overload the M. This will typically degrade its in-band DR and noise floor. To test this, Fig. 14 is applied to the prototype ADC's input and its frequency is swept from 10 to 100 kHz. In-band noise is measured to predict the achievable DR. The ADC's DR starts to degrade with full-scale inputs above 27 kHz, which is in line with the results of system-level simulations. Inserting a first-order RC low-pass filter (LPF) with a 30-kHz corner frequency in series with the ADC ensures that its DR remains constant for full-scale inputs up to at least 100 kHz (the maximum output frequency of our low-noise signal generator). Table I presents a summary of the ADC's performance in comparison with the state-of-the-art ADCs with similar resolution (> 100-dB DR) and bandwidth. A key observation is that it is significantly more area-efficient than previous designs in similar technology nodes. A large part of the ADC's area consists of capacitors, which, in turn, is defined by the kT/C noise required to obtain a given DR. Fig. 15 compares the DR and active area of the state-of-the-art audio ADCs (> 90-dB DR). The proposed zoom ADC occupies the least area, independent of the technology node used.
VI. CONCLUSION This paper describes a dynamic zoom ADC, which can digitize audio signals with the state-of-the-art energy and area efficiency. Its coarse ADC consists of an efficient 5-bit SAR ADC, while its fine ADC consists of a M that employs DWA to achieve high linearity. The ADC's overall energy efficiency is improved by reducing the swing of the loop filter, thus relaxing its non-thermal noise-limited power consumption and allowing the use of simple inverter-based amplifiers. The 1/ f noise of the ADC is suppressed by the inherent autozeroing scheme of the proposed inverter-based amplifiers. A test chip implemented in a 0.16-μm CMOS process achieves a 109-dB DR, 106-dB SNR, and 103-dB SNDR while having a very competitive Schreier FoM of 181.5 dB with a state-ofthe-art area efficiency.
